Earle W. Jennings, III et al. Application No.: 08/993,442 Page 2

PATENT

6	and embedded processor configured to control the integrated circuit, the
7	embedded processor configured to control the interface circuit to receive information
8	therefrom; and
9	an array processor for performing arithmetic calculations, the array
10	processor coupled to the interface circuit to receive information therefrom and connected
11	to the embedded processor via an internal bus;
12	wherein the array processor comprises:
13	a first multiply/accumulator (MAC) unit coupled to a first local
14	memory, the first local memory comprising a first plurality of operands;
15	a second MAC unit coupled to a second local memory, the second
16	local memory comprising a second plurality of operands; and
17	a first shared operand unit coupled to the first MAC unit and the
18	second MAC unit for simultaneously providing a first shared operand to the first MAC
19	unit for computing a first result in association with the first plurality of operands and to
20	the second MAC unit for computing a second result in association with the second
21	plurality of operands; and
22	wherein the first result and the second result are computed
23	independently of each other; and
24	wherein the array processor further comprises:
25	a second shared operand unit coupled to a third MAC unit and a
26	fourth MAC unit for providing a second shared operand to the third MAC unit and the
27	fourth MAC unit.

An integrated circuit using a memory, said integrated circuit comprising: an interface circuit configured to control access to said memory, said interface circuit coupled to said memory; an embedded processor configured to control said integrated circuit, said

embedded processor receiving information from said interface circuit; and

10.

(Amended)

10 11 12

8

9

13

7

8

9

Earle W. Jennings, III et al. Application No.: 08/993,442 Page 3

PATENT

an array processor for performing mathematical calculations on data received from said interface circuit and connected to said embedded processor via an internal bus, said array processor comprising: a plurality of multiplier/accumulator circuits; and a plurality of shared operand circuits coupled to said plurality of multiplier/accumulator circuits for simultaneously providing a shared operand to at least two of said plurality of multiplier/accumulator circuits.

5 б

An integrated circuit comprising:

- a first embedded processor;
- a first array processor coupled to the first embedded processor;
- a first memory interface circuit coupled to the first embedded processor and the first array processor;
  - a first communication port coupled to the first embedded processor,
- a second communication port configured to communicate with the first communication port;
- a second embedded processor coupled to the second communication port;
- 10 a second array processor coupled to the second embedded processor; and
- 11 a second memory interface circuit coupled to the second embedded

12 processor and the second array processor.

1 2

The integrated circuit of claim 21 wherein the array

processor comprises:

3 a first MAC unit coupled a first local memory; and

a second MAC unit coupled to a second local memory.

An integrated circuit comprising: 1 2 a first embedded processor;

3 an array processor coupled to the first embedded processor; Earle W. Jennings, III et al.

5

1

2

3

Earle W. Jennings, III et al. Application No.: 08/993,442 Page 4	T
a memory interface circuit coupled to the first embedded processor and the	
array processor;	
a first communication port coupled to the first embedded processor,	
wherein the array processor comprises:	
a first MAC unit coupled to a first local memory;	
a second MAC unit coupled to a second local memory; and	
a shared operand unit coupled to the first MAC unit and the second	
MAC unit, the shared operand unit for simultaneously providing a shared operand to the	
first MAC unit and the second MAC unit.	
26, 24. (New) The integrated circuit of claim 25 wherein the first	
communication port communicates with a second communication port, the second	

communication port coupled to a second embedded processor.